Optimizing Batched Winograd Convolution on GPUs

Da Yan
HKUST
dyanab@cse.ust.hk

Wei Wang
HKUST
weiwa@cse.ust.hk

Xiaowen Chu
Hong Kong Baptist University
chxw@comp.hkbu.edu.hk

Abstract
In this paper, we present an optimized implementation for single-precision Winograd convolution on NVIDIA Volta and Turing GPUs. Compared with the state-of-the-art Winograd convolution in cuDNN 7.6.1, our implementation achieves up to 2.13× speedup on Volta V100 and up to 2.65× speedup on Turing RTX2070. On both Volta and Turing GPUs, our implementation achieves up to 93% of device peak.

Apart from analyzing and benchmarking different high-level optimization options, we also build a SASS assembler TuringAs for Volta and Turing that enables tuning the performance at the native assembly level. The new optimization opportunities uncovered by TuringAs not only improve the Winograd convolution but also benefit CUDA compilers and native assembly programming. We have released TuringAs as an open-source software. To the best of our knowledge, this is the first public-available assembler for Volta and Turing GPUs.

CCS Concepts
• Theory of computation → Massively parallel algorithms;
• Computing methodologies → Neural networks;
• Software and its engineering → Assembly languages;

Keywords
Convolution, GPU, Performance

1 Introduction
Convolutional Neural Network (CNN) has demonstrated state-of-the-art performance in many computer vision and machine learning applications [4, 8, 22, 24]. However, training CNN models on large datasets is computationally expensive, often requiring hundreds of GPU-hours [3]. The key to improving the training performance is to accelerate the convolutional operations used in the convolutional layers of CNN models, which are computation-intensive by nature and usually dominate the training time [23].

Winograd [11] was proposed recently as an efficient algorithm to speed up convolutional operations in CNNs. It reduces the number of arithmetic operations required in convolution using Shmuel Winograd’s minimal filtering algorithm [26]. Theoretical analysis shows that Winograd convolution can reduce the arithmetic complexity by 2.25× for popular 3 × 3 filters in the state-of-the-art CNN models [11]. Owing to its significant performance benefits, Winograd convolution has quickly gained its popularity and has been supported by modern deep learning libraries such as Nvidia cuDNN and Intel(R) MKL-DNN.

However, it remains a challenge to efficiently implement Winograd convolution on GPUs: the state-of-the-art implementation fails to deliver the full speedup as promised in theory. We benchmarked the performance of Winograd convolution in cuDNN 7.6.1 for all 3 × 3 convolutional layers in ResNet [4] on an Nvidia Tesla V100 GPU. Compared with GEMM-based convolution, Winograd convolution only achieves 0.81×–1.67× speedup with an average of 1.4× (Section 2.2), which is far below the expected speedup with 2.25× reduction of multiplications shown in theory.

To bridge the gap between the theoretical benefits and those achieved in practice, we need to address the following implementation challenges:

1. As a multi-step algorithm, Winograd convolution requires data transposing between two steps, in which global memory accesses should be coalesced and shared memory accesses should be free of bank conflict. Both requirements pose more constraints to the data layout design.
2. Compared with the heavily studied matrix multiplication, the computation intensity of Winograd convolution is lower, leaving less room for latency hiding.
3. GPU hardware has limited regular and predicate registers. We need to tailor the implementation to meet the constraints while achieving high performance.

In this paper, we tackle the aforementioned challenges with the following approaches:

1. We redesign the workload partition and data layout to make the global memory access fully coalesced and shared memory access bank conflict-free.
2. We enlarge the cache blocking size to increase the computation intensity. We also hide global memory latency and shared memory latency with software pipelining.
3. We ensure that the registers required by the main loop are below the hardware constraint. Predicate registers

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from permissions@acm.org.

PPoPP ’20, February 22–26, 2020, San Diego, CA, USA
© 2020 Copyright held by the owner/author(s). Publication rights licensed to ACM.
ACM ISBN 978-1-4503-6818-6/20/02...
https://doi.org/10.1145/3332466.3374520
are packed to regular register to eliminate the recomputation of zero-padding masks.

To implement these optimization techniques, we must address two problems. First, configuring a large cache block size enforces more threads to run in a synchronized manner, making the performance more sensitive to the balance of the progress on different warps. Second, efficient predicate register to regular register packing (the P2R (Predicate to Register) instruction) is not exposed at CUDA C/C++ or PTX level. Without such capability, more regular registers are required to hold predicate information, which leads to register spilling.

Note that the P2R instruction and the control logic to balance the progress between different warps are only accessible at the SASS (Shader ASsembly) level. Yet, there is no publicly available SASS assembler for NVIDIA Volta and Turing GPUs. We therefore build a SASS assembler for NVIDIA Volta and Turing, with which we can achieve a balanced progress between warps and P2R instructions, so as to fully saturate the hardware.

Combining the high-level and SASS-level optimizations, we implement an efficient Winograd convolution. We evaluate our implementation on NVIDIA Turing RTX2070 and Volta V100 GPUs on all $3 \times 3$ convolutional layers in ResNet [4]. The results show that compared with the state-of-the-art implementations fail to deliver the performance speedup as promised in theory. We also summarize the major technical challenges posed by an efficient implementation of Winograd algorithm. We refer to [18] for a CUDA programming guide and [17] for a detailed description of the Turing architecture.

2.1 Winograd Convolution

In CNN models, the $3 \times 3$ convolutional layers serve as important building blocks. For example, in VGG19 model [24], 16 out of 19 layers are $3 \times 3$ convolutional layers; in ResNet34 model [4], 32 out of 34 layers are $3 \times 3$ convolutional layers.

The Winograd convolution employs the Winograd minimal filtering algorithm [26] and can reduce the number of multiplications for $3 \times 3$ layers by at least 2.25× [11]. We briefly illustrate how this can be done yet refer to [11] for a detailed description of the algorithm. To compute the convolution $O = I * F$, where $I$ is $4 \times 4$ input, $F$ is $3 \times 3$ filter, and $O$ is $2 \times 2$ output (denoted $F(2 \times 2, 3 \times 3)$), direct convolution needs $2 \times 2 \times 3 = 36$ multiplications while Winograd convolution only needs 16 (element-wise) multiplications\(^2\) through the following equivalent computation:

$$O = A^T [(GFG^T) \circ (B^T IB)] A,$$

where $\circ$ denotes element-wise multiplication, and $A^T, G, B^T$ are respectively

$$A^T = \begin{bmatrix} 1 & 1 & 1 & 0 \\ 0 & 1 & -1 & -1 \end{bmatrix},$$

$$G = \begin{bmatrix} 1 & 0 & 0 \\ \frac{1}{2} & \frac{1}{2} & \frac{1}{2} \\ \frac{1}{2} & -\frac{1}{2} & \frac{1}{2} \\ 0 & 0 & 1 \end{bmatrix}, B^T = \begin{bmatrix} 1 & 0 & -1 & 0 \\ 0 & 1 & 1 & 0 \\ 0 & -1 & 1 & 0 \\ 0 & 1 & 0 & -1 \end{bmatrix}.$$  

Here, $\hat{F} = GFG^T$ is the filter transformation (FTF), which needs 28 float instructions; $\hat{I} = B^T IB$ is the input transformation (ITF), which needs 32 float additions; $\hat{O} = \hat{F} \circ \hat{I}$ is the element-wise multiplication (EWMM); $\hat{O} = A^T \hat{A}$ is the output transformation (OTF), which needs 24 float additions.

Note that the transformation matrices for the $F(3 \times 3, 2 \times 2)$, $F(4 \times 4, 3 \times 3)$ and the other cases are also given in [11, 26]. In this paper, we limit the discussion to $F(2 \times 2, 3 \times 3)$ only, a common case in practice.

2.2 Efficiency of Current Implementation

We evaluate the performance of Winograd convolution against GEMM-based convolution in cuDNN 7.6.1 on all $3 \times 3$ convolutional layers in ResNet (parameters listed in Table 1) with different batch sizes on a V100 GPU. ResNet is a widely used CNN model that has been included in the standard machine learning benchmarks like MLPerf [21].

\(^2\)We only consider element-wise multiplication as the operations needed by transformation can be amortized by a large number of channels.
which is only accessible at SASS level. Speedup of cuDNN’s Winograd convolution over Table 2.

Table 1. All 3 × 3 convolutional layers in ResNet. In the rest of this work, we use ConvNn to represent convolution layer \( x \) with batch size \( n \). For example, Conv2N32 represent Conv2 layer with batch size 32.

<table>
<thead>
<tr>
<th>Layer</th>
<th>Output((H \times W))</th>
<th>Filter (((C, R \times S, K)))</th>
</tr>
</thead>
<tbody>
<tr>
<td>Conv2</td>
<td>56 × 56</td>
<td>[64, 3 × 3, 64]</td>
</tr>
<tr>
<td>Conv3</td>
<td>28 × 28</td>
<td>[128, 3 × 3, 128]</td>
</tr>
<tr>
<td>Conv4</td>
<td>14 × 14</td>
<td>[256, 3 × 3, 256]</td>
</tr>
<tr>
<td>Conv5</td>
<td>7 × 7</td>
<td>[512, 3 × 3, 512]</td>
</tr>
</tbody>
</table>

We use speedup over GEMM-based convolution as a proxy for the gap between the current implementation and the upper bound. The speedup is expected to be around 2.25×. However, our experimental results in Table 2 show that the average speedup over GEMM-based convolution is only 1.4×, suggesting a significant room for improvement.

Table 2. Speedup of cuDNN’s Winograd convolution over cuDNN’s GEMM-based convolution on V100.

<table>
<thead>
<tr>
<th>N</th>
<th>Conv2</th>
<th>Conv3</th>
<th>Conv4</th>
<th>Conv5</th>
</tr>
</thead>
<tbody>
<tr>
<td>32</td>
<td>1.57×</td>
<td>1.53×</td>
<td>1.62×</td>
<td>1.10×</td>
</tr>
<tr>
<td>64</td>
<td>1.54×</td>
<td>1.50×</td>
<td>1.57×</td>
<td>0.91×</td>
</tr>
<tr>
<td>96</td>
<td>1.59×</td>
<td>1.53×</td>
<td>1.58×</td>
<td>0.81×</td>
</tr>
<tr>
<td>128</td>
<td>1.55×</td>
<td>1.48×</td>
<td>1.67×</td>
<td>0.86×</td>
</tr>
</tbody>
</table>

2.3 Challenges in Optimizing Winograd Convolution

It is harder to optimize Winograd convolution than the GEMM-based convolution due to the following challenges.

First, the multiple steps make the algorithm hard to optimize in nature. We need to design the layout to maximize throughput when transposing data. We summarize our layout in Section 4. Moreover, batched GEMM is a subproblem of Winograd convolution. All the techniques we have developed in Section 4.3 can be applied to batched GEMM.

Second, the computation intensity of \( F(2 \times 2, 3 \times 3) \) Winograd convolution is 2.25× lower than the GEMM-based convolution (Figure 2), which poses a tighter constraint on latency hiding. We enlarge the cache block size to increase computation intensity. As a result, more registers are used to do software pipelining compared with GEMM. The high pressure on registers pushes us to save registers with \( P2R \), which is only accessible at SASS level.

2.4 Necessity of SASS Programming

With our SASS assembler, TuringAs, we can not only access \( P2R \) but also place load/store instructions at better locations (Section 6.2). Also, we found that the suboptimality of yield flag\(^3\) in the NVCC and cuDNN hurts performance. We show that by changing the yield flag, we can achieve 10% higher throughput than NVCC-generated code and cuDNN’s code in Section 6.1. To the best of our knowledge, this is the first time that the effect of yield flag is investigated.

TuringAs enables more applications beyond performance optimization. First, developers can use it to benchmark performance without worrying about the compiler reordering or optimizing away some code. Second, it will enable a deeper understanding of the GPU hardware. Finally, comparing the human-optimized SASS code and compiler-generated SASS code gives insights to improving algorithms in the compiler.

3 Design Overview

In this section, we introduce the basic workflow and how we partition and map the workload to tens of SMs on a GPU card. These are the fundamentals of the implementation.

We also introduce the philosophy based on which we choose the important cache block size, the software pipelining technique to hide memory access latency, and how we do zero-padding implicitly.

Notations used in this work are listed in Table 3.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>( I_{c,h,w,n} )</td>
<td>Input data element</td>
</tr>
<tr>
<td>( F_{c,r,s,k} )</td>
<td>Filter element</td>
</tr>
<tr>
<td>( \hat{h} )</td>
<td>Tile index in height</td>
</tr>
<tr>
<td>( \hat{w} )</td>
<td>Tile index in width</td>
</tr>
<tr>
<td>( \hat{I}_{c,h,\hat{w},n} )</td>
<td>Transformed input tile</td>
</tr>
<tr>
<td>( \hat{F}_{c,k} )</td>
<td>Transformed filter tile</td>
</tr>
<tr>
<td>( \hat{O}_{k,h,\hat{w},n} )</td>
<td>Pre-transform output tile</td>
</tr>
<tr>
<td>( O_{k,k,\hat{w},n} )</td>
<td>Output tile</td>
</tr>
<tr>
<td>( b_k )</td>
<td>Filters assigned to each thread block</td>
</tr>
<tr>
<td>( b_n )</td>
<td>Input tiles assigned to each thread block</td>
</tr>
<tr>
<td>( b_c )</td>
<td>Channels loaded in each iteration</td>
</tr>
</tbody>
</table>

\(^3\)The 1-bit yield flag is embedded in each instruction to balance the workload on each warp scheduler [5]. When this flag is set, the scheduler prefers to issue the next instruction from the current warp. When the bit is cleared, the scheduler prefers to switch to another warp. This costs one extra cycle to switch to another warp.
3.1 Workflow Overview

The 2D batched $3 \times 3$ convolution can be written as:

$$O_{k,h,w,n} = \sum_{r=1}^{R} \sum_{s=1}^{S} \sum_{c=1}^{C} I_{c,h+r,w+s,n} \times F_{c,r,s,k}$$  \hspace{1cm} (4)

The equivalent 2D batched $F(2 \times 2, 3 \times 3)$ Winograd convolution can be written in the following steps:

**Filter transform (FTF)** for each $3 \times 3$ filter tile:

$$\hat{F}_{c,k} = GF_{c,k}G^T$$  \hspace{1cm} (5)

**Input transform (ITF)** for each $4 \times 4$ input tile:

$$\hat{I}_{c,h,w,n} = B^T I_{c,h,w,n} B$$  \hspace{1cm} (6)

**Element-wise multiply (EWMM)** and accumulate along channels $c$ (also called **batched matrix multiplication** step):

$$\hat{O}_{k,h,w,n} = \sum_{c=1}^{C} \hat{I}_{c,h,w,n} \circ \hat{F}_{c,k}$$  \hspace{1cm} (7)

**Output transform (OTF)** for each output tile:

$$O_{k,h,w,n} = A^T \hat{O}_{k,h,w,n} A$$  \hspace{1cm} (8)

We use a separate kernel to transform the filter. The input transform (ITF) and element-wise multiplication (EWMM) steps form the **main loop**. After the main loop, we will transform output, with shared memory as buffer to transpose the data.

3.2 Workload Mapping

In the EWMM step (Equation (7)), $[H/2][W/2]N \times K \times C$ of $4 \times 4$ EWMMs and accumulation along $C$ will be computed.

**Two-level cache blocking.** Since the fast memory (shared memory, registers) on GPUs are relatively small, we adopt cache blocking strategy [10] to maximize data reuse.

Following the practice in previous works [25, 27], we adopt two-level blocking strategy. In each iteration, a thread block will load $b_k \times b_c$ of filter tiles and $b_k \times b_n$ of input tiles. And as Figure 1 shows, each thread block will compute $b_k \times b_n$ of $2 \times 2$ output tiles. After the transformation, each thread will load 2 of (transformed input and filter) 8 float elements fragment to do matrix multiplication. The performance is sensitive to cache block size. We illustrate how we choose cache block size in the next subsection.

3.3 Choosing Cache Block Size

In cuDNN [1] and Neon [16], they choose cache block size as follows: $b_k = 32$, $b_n = 32$, i.e., each thread block computes $32 \times 32$ output tiles. Having observed that the number of filters ($K$) for all convolutional layers on many recent CNN models, including VGG and ResNet, is a multiple of $64$, we adopt a more aggressive cache block size: $b_k = 64$, $b_n = 32$, $b_c = 8$. Since input data needs to be loaded and transformed $K/b_k$ times, doubling the $b_k$ can reduce the times of loading input data and performing input transform by half.

3.4 Software Pipelining

LDG (load data from global) instruction has a latency up to more than 1000 cycles (L2 cache miss + TLB miss) [5, 13, 14]. Hiding global load latency is the most important consideration in many applications. We hide the long global memory access latency by software pipelining.

32 registers are used to hold prefetched 2 filter tiles and 16 registers are needed to hold prefetched one input tile in our implementation.
The latency of shared memory loading (LDS) is around 20 cycles and can grow to hundreds of cycles when the load/store units are busy [5]. We also hide the latency of LDS with software pipelining. $4 \times 8 = 32$ registers are used to hold the data to do matrix multiplication for the next iteration.

### 3.5 Implicit Zero-Padding

We implicitly do zero-padding by masking LDG instructions with predicate mask. Each of predicate registers stores one bool value. Since each thread will always load input tile at the same location (same $h, w$), we can precompute the zero-padding mask.

We need 16 bool values to mask one $4 \times 4$ input tile. However, the hardware only provides 7 predicate registers for each thread [5]. The NVCC compiler will choose to store one bool value in one regular register. This strategy leads to register spilling since the total register requirement exceeds 255. We leverage P2R instruction to pack 16 predicates to one regular register before the main loop and unpack the register inside the loop with R2P to avoid register spilling.

### 4. Implementation Detail

In this section, we describe the implementation of each step in detail. We also introduce our optimization techniques in this part. All techniques in this section can be applied at CUDA C++ level except for register allocation. SASS level optimizations are discussed in Section 5 and 6.

In each thread block, 256 threads cooperate to compute $b_k \times b_n = 2048$ of $2 \times 2$ output tiles. In each iteration, each thread block will load $b_k \times b_c = 512$ of filter tiles and $b_n \times b_c = 256$ of input tiles, and perform element-wise multiplication and accumulation on them.

We show how our implementation works in Algorithm 1. We omit details including software pipelining, barrier synchronization and index calculation for brevity. Line 6 to 16 is the main loop.

### 4.1 Filter Transform

We implement the filter transformation in a separate kernel (called FX variant in [6, 11]). Since the filter is usually much smaller than the input, this step only contributes to a small fraction of the total running time.

Each thread block will load $b_k \times b_c = 64 \times 8 = 512$ filter tiles in each iteration. And each thread will load $512/256 = 2$ tiles. Threads within a warp will load filter of continuous $k$. Since the transformed filters are stored in CR’S’K layout, the global memory access is fully coalesced. 32KB ($512 \times 48 \times 4 \times 4$) shared memory is used to store the transformed filter.

---

3E.g., \texttt{P1.LDG R0, [R2]}; will only load data to R0 when P1 is true.

---

### 4.2 Input Transform

In each iteration, $b_k \times b_c = 32 \times 8 = 256$ input tiles are loaded and transformed (line 8 in Algorithm 1). Each thread will load $256/256 = 1$ input tile. Threads within a warp will load input of continuous batches. The CHW[4] layout makes the loading fully coalesced. 16KB shared memory is used to store the transformed input data.

Each thread uses 32 FADDs to transform a tile. The 32 FADDs add $32/1024 = 3.1\%$ more pressure to the float pipe (As we will show in the later section, 1024 FFMAs are used in each thread in the EMW step).

### 4.3 Batched Matrix Multiply

The EMW step (line 9 to 15 in Algorithm 1) is where most of the computation happens. In this step, each thread block computes 16-batched $64 \times 32 \times 8$ GEMM. Each thread computes $2 \times 8 \times 8$ GEMM with 1024 FFMAs.

Since tiles of different channels are scattered in different threads, we need to transpose the data first. The data transposing buffer is arranged as $(16, 8, 64)$ for filter data and $(16, 8, 32)$ for input data (Table 4) to make both store-to and load-from the shared memory bank conflict-free.

To make the discussion easier, we simply the notations as: $\mu$ is the local (private to each thread block, range from 1 to 64) filter tile index, and $\nu$ is the local input tile index (range...
from 1 to 32). We can then write the EWMM step as:

\[ \hat{O}_{\mu, v} = \sum_{c=1}^{C} \hat{I}_{c, v} \odot \hat{F}_{c, \mu}, \]

(9)

We can rewrite the accumulation for each element in the tile:

\[ \hat{O}_{\mu, v}(x, y) = \sum_{c=1}^{C} \hat{I}_{c, v}(x, y) \odot \hat{F}_{c, \mu}(x, y), \]

(10)

where \( \hat{O}_{\mu, v}(x, y) \) represents the element at location \((x, y)\) of tile \(\hat{O}_{\mu, v}\). And the accumulation of different elements in each tile is independent of each other.

**Element-wise multiplication to batched matrix multiplication.** Since the accumulation on each element (Equation (10)) is independent of each other, we can perform equivalent 16-batched \(\hat{O}_{\mu, v} = \sum_{c=1}^{C} \hat{I}_{c, v} \odot \hat{F}_{c, \mu}\) matrix multiplication.

Doing batched matrix multiplication can increase computation intensity. The computation intensity to compute a \(4 \times 4\) element-wise multiplication is \((16 \times 2) / (32 \times 4) = 0.25\) (ops/bytes), and shared memory is not fast enough to feed the data. However, if we do matrix multiplication and let each thread compute two \(8 \times 8 \times b_c\) matrix multiplication, the computation intensity is now \(2\) (ops/bytes).

**Thread arrangement.** The \(64 \times 32 \times 8\) GEMM (workload of a warp) is split to 32 of \(8 \times 8 \times 8\) GEMM (workload of a thread) and dispatched to 32 lanes as Figure 3 shows. The arrangement decides how to compute the shared memory access offset (line 10, 11 in Algorithm 1) based on lane ID.

**Figure 3.** Lane ID arrangement. Input data and filter data offset stands for offset in element (4 bytes). For example, lane0 will load filter at location 0,1,2,3 (128bits) with one LDS.128. And lane1 will load input data at location 4,5,6,7 (128bits) with one LDS.128.

The arrangement in Figure 3 is the only pattern we find so far to eliminate shared memory bank conflict for LDS.128. The previous belief that “a shared memory request for a warp does not generate a bank conflict between two threads that access any address within the same 32-bit word” [18], is not complete. According to this belief, other patterns should also be bank conflict-free since the data is expected to broadcast to all threads. However, the profiling results show other patterns do lead to bank conflict.

**Register allocation.** In each iteration, each thread will compute two \(8 \times 8 \times 8\) GEMM (line 9 to 14 in Algorithm 1). 2\(\times\)64 registers are used as accumulators, 2\(\times\)8 registers are used to hold input, and 2\(\times\)8 are for filter data. The shared memory latency is hidden by software pipelining, and 2\(\times\) (8 + 8) registers are needed to hold data in the next loop (Figure 4).

Also, the allocation needs to fulfill the following requirements to maximize performance: (i) Destination of LDS.128 must be a 128-bit vector register (4 continuous registers, starting from a multiple of 4, e.g., R0, R1, R2, R3); (ii) FFMA sequence to be register bank conflict free. Our allocation can fulfill these requirements, and is depicted in Figure 4.

**Figure 4.** Register allocation of the EWMM step. This corresponds to the declaration in line 3 to 5 in Algorithm 1. Number in the cell is register index. Odd registers reside in one bank and even registers reside in the other bank.

Thanks to the wider 64-bit register bank (Section 5.2.2), the register bank conflict can be eliminated easier compared with previous architectures [9, 27]. We propose the following way to avoid register bank conflict:

1. For even columns (indexed from 0) of the accumulators, start with the odd row (indexed from 0), reuse the filter register, then compute the even row. (e.g., FFMA R1, R65, R80.reuse, R1; FFMA R0, R64, R80, R0)
2. For odd columns of the accumulators, start with the even row, reuse the filter register, then compute the odd row. (e.g., FFMA R8, R64, R81.reuse, R8; FFMA R9, R65, R81, R9)

### 4.4 Output Transform

After the accumulation, we have the pre-transform output data \(\hat{O}\) in registers. Since elements of a tile are scattered over different warps, we need to transpose the data to do the final output transform. There are 128KB of \(\hat{O}\) in registers, while shared memory on Turing GPUs can be configured up to

---

6If all three source registers are odd or are even, register bank conflict occurs and the FFMA will occupy the float pipe for one more cycle.
64KB [17]. So we do the output transform in 4 rounds. In each round, 1/4 of $\hat{O}(32KB)$ will be transposed and transformed.

We use padding to avoid shared memory bank conflict. The layout of the buffer is depicted in Figure 5.

Figure 5. Output transform buffer. Number in the cell is the laneID. For example, lane0 ~ lane7 will store output element of 32 continuous batch to shared memory on different banks.

### 4.5 Summary

We summarize the data layout in Table 4 and register usage in Table 5.

**Data Layout.** We use 32KB shared memory to store filter tiles, 16KB shared memory to store input tiles. In the output transform step, we reuse the shared memory allocated for filter and input tiles. 40KB shared memory is used as a buffer to transpose the output data.

<table>
<thead>
<tr>
<th>Variable</th>
<th>Layout</th>
<th>Value</th>
<th>Location</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input</td>
<td>(C,H,W,N)</td>
<td>(C,H,W,N)</td>
<td>GMEM</td>
</tr>
<tr>
<td>Filter</td>
<td>(C,R,S,K)</td>
<td>(C,3,3,K)</td>
<td>GMEM</td>
</tr>
<tr>
<td>Transformed filter</td>
<td>(C,R’,S’,K)</td>
<td>(C,4,4,K)</td>
<td>GMEM</td>
</tr>
<tr>
<td>Local input buffer</td>
<td>(16, b_c, b_n)</td>
<td>(16,8,32)</td>
<td>SMEM</td>
</tr>
<tr>
<td>Local filter buffer</td>
<td>(16, b_c, b_k)</td>
<td>(16,8,64)</td>
<td>SMEM</td>
</tr>
<tr>
<td>Local output buffer</td>
<td>(16, 2, 8, b_n')</td>
<td>(16,2,8,40)</td>
<td>SMEM</td>
</tr>
<tr>
<td>Output</td>
<td>(K,H,W,N)</td>
<td>(K,H,W,N)</td>
<td>GMEM</td>
</tr>
</tbody>
</table>

Table 4. Data layout in global memory (GMEM) and shared memory (SMEM), where 16 represents 16 elements in a 4 x 4 tile, and $b_n'$ represents $b_n$ with 8 padding elements.

**Register Usage.** We keep the registers for the main loop under 255 to avoid register spilling. The register usage is listed in Table 5.

### 5 Native Assembly Code Programming on Volta and Turing

The needs for P2R/R2P instructions and the temptation of manually scheduling instructions drive us to develop the SASS assembler, TuringAs.

We document instruction encoding, hardware details and other key components in this section.

#### 5.1 ISA Encoding on Volta and Turing

A typical SASS instruction is specified as

$$\text{@P1 LDG R0, [R2];}$$

where P1 is the predicate mask, i.e., only when P1 is true will the instruction be executed. Unlike the pre-Volta architectures employing 64-bit instructions, both Volta and Turing use 128 bits to encode an instruction with an embedded control logic. Figure 6 shows the typical instruction format consisting of four components: (1) Opcode, (2) Operands, (3) Flags, and (4) Control code. We next explain them in detail.

#### 5.1.1 Opcode

Contrary to the previous belief [5] that Volta and Turing use various bit lengths to encode opcode, we believe that the opcode is 12-bit. Examples include FFMA(0x223), FADD(0x221), LDG(0x984), and LDS(0x984).

#### 5.1.2 Operands

An operand can be a regular register, a predicate register, constant memory, or an immediate value.

1. **Regular register.** The 32-bit regular register is indexed by 8 bits. Each thread can access 32-bit registers ranging from R0 to R254. Zero register (RZ) is indexed by 0xff.

2. **Predicate register.** Each thread can access 7 predicate registers, indexed by 4 bits. 0xf is the true predicate register (PT). Instructions like ISETP and R2P can set the value of predicate registers. Carry-in information is stored in predicate registers. The indices of predicate registers are encoded at different places in a regular register, usually at [25:17].

3. **Immediate.** Volta and Turing use 32-bit immediate, which can be used to represent a float or an integer.
whereas the pre-Volta architectures use 24-bit immediate.

4. **Constant memory.** Many instructions accept constant memory (e.g., c[0x8][0x160]) as one of the operands. Parameters passed to CUDA kernels are stored in constant memory. Other information like gridDim is also stored in constant memory.

5.1.3 Flags

Instructions usually specify flags (also known as funct in some literature) to modify its behavior. For example, LDG can change its width with .16, .32, .64, and .128 flag, and SHF (funnel shift) can choose to shift left or right with .L or .R flag. The flag information is usually encoded at [26:0].

5.1.4 Control Code

An interesting feature of Nvidia GPUs is that it is the programmer’s/compiler’s responsibility to prevent data hazards. For fixed-latency instructions like FFMA and IADD3, the compiler just needs to stall this instruction for certain cycles if the next instruction reads its output. For variable-latency instructions like LDG and STG, the compiler will associate the instruction with a (read) barrier, and the instructions which rely on its output, will wait on that barrier.

The aforementioned mechanism is supported by the control code. Control code stores information to prevent data hazards, control reuse flag, and balance progress between warps. A detailed introduction of the control code can be found in Section 2.1 in [5]. We give a detailed description of the yield flag (at [45]), since we found this flag will affect the overall performance.

**The yield flag.** Multiple warps may reside on one warp scheduler concurrently. To balance the progress of different warps on the same warp scheduler, a one-bit yield flag is used. When the yield flag is set to 1, the warp scheduler prefers to issuing the next instruction from the current warp. Otherwise, the warp scheduler prefers to issuing the next instruction from other warps, but this will take one more clock cycle and disable the register reuse cache. Currently, the NVCC compiler seems to simply set the yield flag to 0 every 7 instructions. We have shown that this strategy may hurt performance for certain applications.

5.2 GPU Hardware

5.2.1 Resource Limitations on GPU Device

On Volta and Turing, each thread can use up to 255 32-bit regular registers\(^7\), indexed by 8 bits. There are 7 predicate registers (P0-P6) for each thread, indexed by 4 bits. Each predicate register stores a bool value. Carry-in information also occupies a predicate register.

Each thread has 6 wait barriers to prevent data hazard for instructions with variable latency like LDG.

5.2.2 Register Banks

Pre-Volta architectures have four 32-bit register banks. If two source registers fall in the same bank, register bank conflict will occur. The instruction will occupy the pipe for one more cycle.

The four 32-bit register banks have been replaced by two 64-bit register banks in Volta and Turing [5], with odd indexed registers reside in one bank and even indexed registers in the other bank. The wide 64-bit register bank makes the register bank conflict less likely to happen.

5.3 TuringAs Implementation

We have implemented TuringAs in 1,400 lines of Python code. TuringAs is a lightweight assembler using built-in Python libraries. Our current implementation supports an essential subset of instructions for linear algebra routines. Our design is extensible and is easy to add support for additional instructions.

TuringAs supports features like inline Python code, which we use to print the long sequence unrolled SASS loop, and register name mapping, which allows us to use a meaningful register name (e.g., index) rather than a register index (e.g., R1). TuringAs accepts the SASS source file as input and generates .cubin files. The .cubin file can be loaded with CUDA runtime APIs.

6 Assembly-Level Optimizations

In this section, we discuss some optimizations that can only be applied at SASS level and evaluate their effects. The reported throughput is the average of 10 repeated experiments on an RTX2070. CUDA C code is compiled with NVCC 10.1.

---

\(^7\)In our experiment, the number of registers must be smaller than 253; otherwise, the hardware will not recognize the instruction.
6.1 Load Balancing with Yield Flag

At least since Maxwell architecture[15], a 1-bit yield flag is used to balance the load between different warps on the same warp scheduler [3].

By observing the NVCC-generated SASS code and cuDNN’s SASS code, we speculate that NVCC and cuDNN use the following heuristic to scatter yield flag:

- NVCC: scatter yield flag every 8 float instructions.
- cuDNN: scatter yield flag every 7 float instructions.

We adopt a new Natural yield strategy, which is not to scatter yield flag at all. Tests show that the Natural strategy achieves 1.09x speedup for the main loop over NVCC’s strategy and 1.11x speedup over cuDNN’s strategy. We show the throughput of the main loop under different yield strategies in Figure 7.

The yield flag can hurt performance in two ways. First, the yield flag takes one more cycle to switch to another warp [5]. Second, the yield flag will disable the reuse flag of the current instruction and may lead to register bank conflict.

6.2 Scheduling Load/Store Instructions

Apart from FFMAs, load/store instructions are another important part of the implementation. We interleave load/store instructions with FFMAs to not overwhelm load/store unit.

Global memory access. The cuDNN’s Winograd implementation interleaves LDG with 2 FFMAs (4 cycles). Rather, we interleave LDG with 8 FFMAs. This can contribute to 1.24x speedup. The throughput of different LDG scheduling strategies is shown in Figure 8.

Shared memory access. By checking the NVCC-generated assembly code, we speculate that the NVCC compiler and cuDNN use a heuristic to interleave STS with 2 FFMAs (4 cycles). Rather, we increase the distance between consecutive STS instruction from 2 FFMAs to 6 FFMAs. And this contributes to 2% of higher throughput of the main

---

![Figure 8. Throughput of the main loop on different layers with different LDG scheduling strategies. LDGn represents to interleave LDGs with n FFMAs.](image)

6.6 Scheduling Load/Store Instructions

Apart from FFMAs, load/store instructions are another important part of the implementation. We interleave load/store instructions with FFMAs to not overwhelm load/store unit.

Global memory access. The cuDNN’s Winograd implementation interleaves LDG with 2 FFMAs (4 cycles). Rather, we interleave LDG with 8 FFMAs. This can contribute to 1.24x speedup. The throughput of different LDG scheduling strategies is shown in Figure 8.

Shared memory access. By checking the NVCC-generated assembly code, we speculate that the NVCC compiler and cuDNN use a heuristic to interleave STS with 2 FFMAs (4 cycles). Rather, we increase the distance between consecutive STS instruction from 2 FFMAs to 6 FFMAs. And this contributes to 2% of higher throughput of the main

---

![Figure 9. Throughput of the main loop on different layers with different STS scheduling strategies. STSn represents to interleave STSs with n FFMAs.](image)
has the greatest number of filters ($K = 512$), making the overfetch of input data a more serious problem. Our implementation has a larger $b_2$ and is less vulnerable to the large filter size.

The speedups on RTX2070 are higher than the speedups on V100. The main reason is that the occupancy on V100 is twice as the occupancy on RTX2070. The shared memory on RTX2070 (and other Turing GPUs) is limited to 64KB [17]. cuDNN’s Winograd convolution needs 48KB shared memory per block (Table 7). Each SM can hold 2 thread blocks on V100 but only 1 on RTX2070. More concurrent thread blocks give the warp scheduler chance to switch to other warps to hide latency, and thus increase performance.

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Ours</th>
<th>cuDNN’s</th>
</tr>
</thead>
<tbody>
<tr>
<td>$(b_k, b_n, b_v)$</td>
<td>(64, 32, 8)</td>
<td>(32, 32, 8)</td>
</tr>
<tr>
<td>Threads per block</td>
<td>256</td>
<td>256</td>
</tr>
<tr>
<td>SMEM per block</td>
<td>48KB</td>
<td>48KB</td>
</tr>
<tr>
<td>Registers per thread</td>
<td>253</td>
<td>126</td>
</tr>
<tr>
<td>Registers per block</td>
<td>64768</td>
<td>32256</td>
</tr>
</tbody>
</table>

Table 7. Parameters of our implementation and cuDNN 7.6.1’s Winograd convolution.

### 7.2 Percentage of Peak

We use the Speed Of Light (SOL, SM[%]) value to represent the percentage of peak achieved by this implementation. The SOL value is the “achieved percentage of utilization with respect to the theoretical maximum”, reported by the Nsight Compute [20] profiler.

We give two SOL values. One is the SOL of the whole program, except for filter transformation (labeled with Total). The other is the SOL of the main loop (labeled with Main loop). Since we cannot mix the compute-bound main loop and the memory-bound output transform, the SOL of the whole program is smaller than the SOL of the main loop.

On both devices, the SOL of the main loop can be above 87.5% and up to 93% for large batch size. And the SOL of the whole program can be above 90%.

For layers like Conv4N32 and Conv5N32, there is a drop in the SOL value. This is because there are not enough thread blocks to keep the GPU busy. If we increase the batch size, the SOL will increase dramatically.

### 7.3 Compare with Other Algorithms

We compare our Winograd convolution with all other convolution algorithms in cuDNN. The speedups on RTX2070 and V100 are shown in Figure 12 and Figure 13, respectively. The workspace required by different algorithms are listed in Figure 14. Our implementation only needs a small workspace to hold 16KC transformed filter data (0.25MB for Conv2, 1MB for Conv3, 4MB for Conv4, 16MB for Conv5). We have the following observations:

1. Compared with GEMM-based convolution (the IMPLICIT_PRECOMP version), our implementation achieves
Figure 12. Speedup over all other algorithms on RTX2070.

Figure 13. Speedup over all other algorithms on V100.

1.6x to 2.31x, and on average 1.99x speedup, which is close to the 2.25x multiplication reduction.

2. For the Conv5 layer, the speedup over GEMM-based convolution is smaller. This is because the size of the input is $7 \times 7$, and the $F(2 \times 2, 3 \times 3)$ Winograd computes one more pixel, which will be discarded later.

3. For the Conv2 layer, our Winograd convolution is at least 1.56x faster than all other algorithms in cuDNN on all layers on both devices and consumes little (0.25MB) global memory as workspace.

4. For the Conv3 layer, our implementation is 5% to 15% faster than the non-fused Winograd convolution in cuDNN. FFT-based convolution also gives good performance on this layer, but not as fast as ours.

5. For the Conv4 layer, the performance of our implementation is comparable with the non-fused version (with smaller workspace) and faster than all other algorithms. Moreover, compared with the non-fused version, our implementation requires fewer requests to GPU’s DRAM, which reduces overall power consumption.

6. For the Conv5 layer, our performance is considerably faster than all other algorithms but slower than the non-fused version. This is because the non-fused version uses $F(4 \times 4, 3 \times 3)$ Winograd, which reduces the number of multiplication by a factor of 4 [11]. The input and output of this layer are relatively small. The benefit of more reduction in multiplication outweighs the time to store (and load) transformed data to (from) global memory at this layer.

8 Discussion

8.1 Fused or Non-fused Winograd Convolution

For $3 \times 3$ convolutional layers, $F(2 \times 2, 3 \times 3)$ and $F(4 \times 4, 3 \times 3)$ Winograd are popular options. Other variants like $F(6 \times 6, 3 \times 3)$ may bring numerical issue and require considerably large workspace for intermediate result. Usually, the fused version adopts $F(2 \times 2, 3 \times 3)$ variant (in this work and cuDNN’s fused Winograd) and non-fused implementations apply the $F(4 \times 4, 3 \times 3)$ variant. We analyze which one will be faster under different conditions.

For the fused $F(2 \times 2, 3 \times 3)$ version, we assume the data loading time can be hidden by computation and ignore data transformation time for brevity, thus the total time for fused $F(2 \times 2, 3 \times 3)$ is

$$ \frac{2NCHWKRS}{2.25FLOPS}, $$

where $R = 3$ and $S = 3$ are the filter height and width.

For the non-fused $F(4 \times 4, 3 \times 3)$ version, the data transformation steps are memory-bound, and the size of transformed
input is \((6 \times 6)/(4 \times 4) = 2.25\) times of the original input, thus the total running time can be computed as

\[
\frac{2NCHWKR}{4\text{FLOPS}} + \frac{NCHW \times (1 + 2.25) \times 2 \times 4 \text{Bytes}}{\text{DRAM Bandwidth}}
\]

By substituting the FLOPS and bandwidth data of V100 and RTX2070, we find the break-even point for V100 is \(K = 129\) (when \(K < 129\), fused \(F(2 \times 2, 3 \times 3)\) is faster, and when \(K > 129\), non-fused \(F(4 \times 4, 3 \times 3)\) is faster), and the break-even point for RTX2070 is \(K = 127\). These analytical results are in accordance with our evaluation results in Figure 12 and 13.

We expect greater speedup in the future if the fused \(F(4 \times 4, 3 \times 3)\) is well optimized.

### 8.2 Integrate with Compiler

To achieve comparable performance at a higher level rather than SASS can increase productivity. We make the following suggestions to help the compiler generate better code.

**Expose P2R and R2P instructions at PTX level.** The P2R and R2P instructions can pack and unpack multiple predicate registers, thus save registers. They can also help to save instructions. Besides, we notice that this pair of instructions exist in all architectures since Fermi.

**New algorithm to scatter the yield flag.** In Section 6.1, we have shown that changing the strategy of scattering yield flag alone can increase the performance by 10%. To look into its mechanism and how to set yield flag under different conditions would be valuable.

**Increase space between load/store instructions.** Current space between continuous load/store instructions is not enough. The program may be stalled by busy load/store units. Besides, the width of memory accesses is known at compile time. Such information can help the compiler to interleave load/store instructions of different width with different space.

### 8.3 Generality of This Work

Our implementation will achieve maximum performance when \(N\) is a multiple of 32, \(K\) is a multiple of 64 and \(C\) is a multiple of 8, which are common cases for many widely used CNNs [4, 24].

The implementation can be ported to the \(fp16\) version by increasing \(b_n\) to 64. To further increase the throughput with newly introduced tensor core, the data layout needs a redesign. Nevertheless, many techniques introduced in this work, like large cache block size and load balancing between warps, can be adopted. These techniques can also be applied to other dense linear algebra routines.

### 8.4 For Other Data Layout

The implementation in this work can be ported to NCHW layout with little effort. For example, each thread block can load and transform a \(16 \times 8\) input tile (32 of \(2 \times 2\) tiles) to make the global load fully coalesced. The offsets of global and shared memory accesses need to be recomputed, while all other optimizations can be adopted.

### 9 Related Work

There are other works focusing on optimizing Winograd convolution. Zhen *et al.* optimized Winograd convolution on manycore CPUs [6]. Scott implemented Winograd convolution in SASS for Maxwell and Pascal GPUs [11, 15].

The other strategy used to implement Winograd convolution is to store intermediate results in global memory (non-fused version). It is easier to implement because it can utilize optimized batched matrix multiplication routines. However, it needs significant amount of global memory as workspace and data loading can be the new bottleneck.

Other than Winograd convolution, researchers have made different efforts to reduce the CNN training time, including:

1. To optimize direct convolution on CPUs [2] and GPUs [7].
2. To express convolution as matrix multiplication [1] to utilize the highly optimized matrix multiplication routines.
3. To use the FFT approach to compute the convolution [12].

Compared with Winograd convolution, FFT-based convolution performs better at large filter size [11], while small filters like \(3 \times 3\) are more popular in today’s CNNs.

### 10 Conclusion

In this work, we have presented a solution to optimize the performance of single-precision \(F(2 \times 2, 3 \times 3)\) Winograd convolution on NVIDIA Volta and Turing GPUs.

Apart from the high-level optimizations, we also build a SASS assembler for NVIDIA Volta and Turing GPUs to tune the performance at SASS level and propose new insights to increase the performance. We make the assembler publicly available to inspire more works in this area.

### Acknowledgments

We thank Andrew Lavin for the advice in SASS programming, and the anonymous reviewers for their feedbacks that help improve the quality of this work. This research is supported by HK Research Grants Council under Grant No. 26213818.

### References


